

6.896

4.7.2004

LIS.1


Bradley C Kusman

"VLSI"

Now we switch gears + talk about the physical design of circuits. Circuits take area on a chip, or volume in a computer. ~~The goal is to analyze circuits,~~ We can analyse circuits for their area just like for their time.

VLSI circuits are drawn with rectangles

Sidebar: ~~Rect~~ Color Code



| | |
|---------------|---------|
| polysilicon | RED |
| N-diffusion | GREEN |
| POLY | (MAGIC) |
| Yellow (WIRE) | |

I use MAGIC colors

When you cross green + red you get a transistor. ~~These regions:~~

A ~~all red~~

B ~~green on top of red~~

C ~~green below red~~

Metal
Oxide
Semiconductor
Field
Effect
Transistor

This is an N-FET because it uses N-diffusion


3 Regions:

A - all red area

B = green ~~and~~ above red



C = green below red

In schematic this is



6.896 4-7-04 IS.2

N-FET behavior: (A switch)




But the ~~switch~~ N-FET is only good at transmitting 0's.

P-FET

Cold
to sidewall:

P-diffusion

BROWN (MAGIC)
GREEN (WASTE)




P-FET
Opposite behavior

~~A=0~~ \Rightarrow open

A=0 \Rightarrow closed, passes 1's well

A=1 \Rightarrow open




"Bubble means P-FET"
"active low"

N-FET

A=0 open


A=1 \Rightarrow closed, passes 0's well



No bubble = NFET
"active high"

6.896 4.7.04 IS.3

VLSI is a club sandwich



Bottom layer: substrate

next: diff-sun + poly

next metal 1 (blue)

[add to sidebar]


next metal 2 (purple)

[add to sidebar]

Old Days:

1 or 2 layers of metal



flat wide wires



Now:

20 layers of metal

tall thin wires




(for EE's)

Implications: in old days coupling mostly between wire + substrate. $C = O(\text{Area of rectangle})$ Now: most ~~coupling~~ coupling is between adjacent wires. $C = O(\text{Perimeter of rectangle})$ Lots of crosstalk.

6.896 4.7.04 15.4


Adjacent layers connected by Vias




Build a 3-D maze of conductor out of metal.

Ansels: Well stick to 90° angles
Modern technologies include 45° + other masks.

ONLY a constant factor for analysis:




Design Rules:



to avoid short circuit.

Can be combined to "center-to-center separation"


Can draw the lines on a grid, + capture all info.




6.896 4.7-04 IS.5

A mos inverter.

Schematic:




How it works




The P-FETs are used to pass 1's, the NFETs to pass 0's.

6.896 4.7-04
IS. 6

Inverter layout




A repeater:



WRONG NFET must pass a
good 1

Must use two inverters



Q: why would you want a repeater?

A: Transmit long distance, a repeater takes a poor 1 + restores it to a good 1.

6.896 4.7.04

15.7


NAND GATE:

TRUTH TABLE

| A | B | X |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

LOGIC
SYMBOL


ELECTRONIC SCHEMATIC



If A or B is 0 then output 1 // and

If A + B = 1 then output 0 // and

LAYOUT



Exercise: Design + Draw a 2-input NOT gate

6.896 15.8 4.7-04

Side-Trip: DeMorgan's Law

Let A be a circuit comprising inverters, AND, OR, inputs, outputs.

Let \bar{A} be the circuit with all ANDS replaced by ORS, & all ORS replaced by ANDS.

Then if we add inverters to the inputs + outputs of \bar{A}
we get a $\overset{\text{circuit}}{\sim}$ functionally equivalent to A [DeMorgan's Law]

Proof: By induction on circuit size.

Base case:

$$\xrightarrow{\text{wire}} \equiv \overline{\overline{D}} = \overline{D}$$

$$\overline{\overline{D}} = \overline{D}$$

$$\overline{D} = \overline{\overline{D}}$$


$$\overline{D} = \overline{D}$$

Inductive step:

$A =$



By Ind. Hyp



cancel $\overline{\overline{D}}$

$$\overline{B} = \overline{C}$$



6.896 4.7-04 ~~15.9~~

15.9


A basic example: $F = \overline{A \cdot B + C \cdot D}$

Need: a path to 0 iff F is false

a path to 1 iff F is true

The N-side (path to 0)


N-FETs create paths w/o $\overline{A \cdot B + C \cdot D}$ is false,
i.e. $A \cdot B + C \cdot D$ is true



The P-side: path to 1 if $\overline{A \cdot B + C \cdot D}$ is true.

Path made of P-FETs, so all inputs must be inverted to turn the p-FETs switch on. Use DeMorgan

$$\overline{A \cdot B + C \cdot D} \equiv (\overline{A} + \overline{B}) \cdot (\overline{C} + \overline{D})$$



Exercise: Design Electrical-level circuit for
 $F = \overline{(A+B+C) \cdot D}$